top of page


Dgcon 2019 Videos

A Practical Guide to Signal Integrity: From Simulation to Measurement by Mike Resso

One on One talk with Mike Resso, Signal Integrity Application Scientist Keysight Technologies

Dgcon 2017 Videos

Dgcon 2017 - The Main Signal & Power integrity Event In Israel! (English Version) 

Dgcon 2017 - The Main Signal & Power integrity Event In Israel! (Hebrew Version) 

Power Integrity Ecosystem by Heidi Barnes from Keysight 

A step by step Guide for channel modeling and simulation by Amiram Jibly & Alex Manukovsky 

Power integrity for printed circuit board design by James L. Drewniak 

SI Analysis of DDR Bus during Read/Write operation transitions by Nitin Bhagwath from Mentor 

Optical signal characterization in PAM4 links by Pavel Zivny from Tektronix 

Enabling 56 Gbps Solutions in Printed Circuit Board Technology by Terence Regan from Amphenol 

Modeling, design and optimization of electronic package by Danilo Di Febo from CST 

Time & Frequency Domain Simulation-to-Measurement Techniques by Mike Resso 

Dgcon 2015 Videos

Dgcon 2015 - The Main Signal & Power integrity Event In Israel! 

Incorporating COM into an SI analysis methodology

Mr. Cristian Filip, Product Marketing Manager High Speed Analysis Products SDD, Mentor Graphics Corp.

A New Calibration Method for Characterization of PCB Insertion Loss 

Mr. Mike Resso, Signal Integrity Application Scientist, Keysight Technologies

Dgcon 2014 Videos

Dgcon 2014 in 3 minutes - The main SI & PI event on Israel Hebrew version 

DDR4 and LPDDR4 Board Design & Verification Challenges

Mr. Nitin Bhagwath, Technical Marketing Engineer, Mentor Graphics.

Base Materials Development: Reliability in Low Loss/High Frequency applications


Mr. Alun Morgan, Chairman of Isola Werke UK Ltd and Chairman of the EIPC.

 Interconnect in 25Gbit Signal Integrity guidelines 

Mr. Ben Rubovitch, AITC Senior Signal Integrity Development Engineer, Amphenol TCS

Package and PCB Simulations for EMI compatibility

Mr. Shai Sayfan Altman, Application Engineer, ANSYS

bottom of page